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Abstract-This paper presents an AC-DC converter topology 
for realization of PFC converters for applications where the 
mains frequency is high and a low input current harmonics is 
required, e.g., in aircraft power systems. The proposed topology 
eliminates crossover distortion due to the presence of input 
wtifiers and the inevitable input current phase lead. The idea is 
to stack a DC voltage on top of the AC mains voltage to prevent 
voltage polarity reversal in the input, eliminating the input bridge 
rectifier. This eliminates the crossover distortion, which can he 
significant for supply systems having a high mains frequency. 
In addition, the proposed PFC converter allows bi-directional 
energy flow, ensuring all inductors work in continuousconduction 
mode and hence eliminating the distortion due to the abrupt 
change of dynamic response when the operating mode changes, 
Analysis and design of the power and control circuits will he 
given and discussed. An experimental system will he presented 
for verification purposes. 
I. INTRODUCTION 
The aim of PFC converters is to reduce the input current 
harmonics and provide high power factor to the AC mains 
supply. A bridge rectifier followed by a boost converter oper- 
ating at critical conduction mode or in continuous conduction 
mode under average current mode control is being widely 
used for PFC applications because of its simplicity [1],[2]. 
Researchers have revealed two major distortions in boost type 
PFC configurations [31,[41. 
1) It has been shown by Sun [3] that the use of average 
current mode control method and a filtering capacitor 
placed after the input bridge rectifier for eliminating 
high-frequency ripple current will introduce a leading 
phase to the input current relative to the input mains. 
Near the zero crossing point of the input AC voltage, 
the input current reverses in advance of the voltage due 
to the phase lead, and the input bridge rectifier will be 
reverse biased and cease to conduct current. This causes 
a step change in the input current and gives rise to 
crossover distortion. The significance of this distortion 
increases with the mains frequency and can be very 
serious when the power system operates at 400 Hz or 
above in airborne applications. 
2) Another distortion is caused by the change of operating 
mode of the boost inductor when the load and/or input 
voltage is changed. The dynamics of the converter 
changes abruptly, causing distortion to the input cur- 
rent. Although critical conduction mode operation can 
alleviate the problem, it is undesirable for high power 
applications since the high ripple current Row in the 
inductor and switches increases the conduction loss. 
Moreover, the problem can be reduced by adding a 
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Fig. I .  Crossover distonion 
Fig. 2. Distortion due 10 mode change 
special correction factor to the input current sampling 
circuit [4], at the expense of an increased complexity of 
the control circuits. 
Figure I shows the crossover distortion of input current 
of a PFC caused by the phase lead of input current to the 
mains voltage and the input bridge rectifier. Figure 2 shows 
the distortion at the change of operating mode. 
In this paper we propose a PFC converter topology that 
can eradicate the distortions described above. This topology 
is based on the rectifierless AC-DC conversion topology pre- 
sented in [5 ] ,  which uses two DC-DC converters to provide a 
DC stacking voltage to the AC input voltage, thereby prevent- 
ing polarity change of the input voltage and hence eliminating 
the need for input rectifiers. The basic configuration is shown 
in Fig. 3 (a). In particular, the specific choice of constituent 
DC-DC converters, as shown in Fig. 3 (b), has been found 
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Fig. 3. 
specific circuit choice. 
Rectifierless AUDC convemr circuit. (a) General configuration: (h) 
11. OPERATION ANALYSIS 
The power conversion stage consists of two DC-DC bi- 
directional converters, as shown in Fig. 3 (b). DC-DC con- 
verters 1 and 2 are boost and buck converter according to the 
power flow directions shown by the solid arrows. To realize 
the input rectifierless AC-DC conversion. DC-DC converter 2 
should provide a stacking voltage ( ( t )  to the mains Vi such 
that the input voltage of DC-DC converter 1, V I ,  is always 
positive regardless of V,. To satisfy chis condition, the output 
voltage U and <(t )  must satisfy 
U > D2(t)U = <(t) > Esin27ifet for all t (1) 
where all symbols are defined in Fig. 3. 
This implies that U must be greater the amplitude of the 
input AC voltage E and the overall conversion is a step-up 
operation. Since the conversion ratio of DC-DC converter 1 is 
equal to l /(l - D l ( t ) ) ,  the relationship between U, K ,  D l ( t )  
and Dz( t )  is given by 
A. Reduction of Circulating Power 
The topology used for PFC converter implementation has 
a drawback in conversion efficiency due to circulation power. 
It has been shown in [5] that the circulating power is equal 
to 4(/7rE times the output power Po when stacking voltage 
( is kept constant. This means that the minimum circulating 
power flows around DC-DC convertefs I and 2 is 4P,/x since 
( must be greater than E. To reduce the circulating power, 
we proposed to add a time varying component, which is in 
anti-phase to K, to the stacking voltage in order to provide 
'Sust enough" stackup DC voltage during the negative cycle. 
It can be done by equating the duty cycle of M I  and M2, i.e., 
Dz( t )  = D l ( t )  = D(t ) .  Under this condition, the stacking 
voltage ( ( t )  as well as the output voltage U and the input 
voltage to DC-DC converter I can he derived as follows. 
K 
1 - 2D(t )  U =  (3) 
1 
2 
( ( t )  = D(t)U = - ( U -  K)  
1 
VI@) = ( ( t ) + V . - - ( U + V & )  
' - 2  
Current shaping 
reference derived 
from v, 
Rg. 4. Cantml circuit for power factor correction 
to have lowest voltage stress on the switches and is selected 
for the implementation of PFC converters. Moreover, it has 
been revealed [5 ]  that this rectifierless topology suffers from 
circulating power loss, which becomes significant when the 
stacking voltage is large. Thus, in this paper, instead of using a 
constant DC stacking voltage, we introduce a variable stacking 
voltage, resulting in significant reduction of the circulating 
power and loss. 
In Section 11, we will review the operation of the proposed 
circuit, and explain how circulating power loss can be reduced 
in this circuit. In Section I11 we will present experimental 
results verifying the operation of the circuit and its ability of Then, the circulating power Pcirculate is given by [5] 
We can see that ( ( t )  contains a time varying component 
K/2, which is in antiphase to V,. In addition, (5 )  shows that 
VI is always positive with U > E and satisfies the basic 
requirement. 
To derive the circulating power when the converter operates 
for PFC, we can assume that the input current I, is controlled 
to follow the shape of the mains V, with amplitude equal to 
2P,/EqOve,,n, where qoverall is the overall efficiency of the 
converter, i.e., 
eliminating distortion at high line frequency (400 Hz). Finally, 
Section IV gives the conclusion. 
l P f e  
Pcircuiate = We I (Vi + C(t)) k.dt - Po 
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(7) 
It can be seen that the minimum circulation power ( 2 / n  - 
1/2)Po can be achieved when U is made close to E. The cir- 
culating power is reduced by a factor of 9.32 when compared 
with 4P,,/n. 
Obviously, if q is the efficiency of each constituent con- 
verter, the total loss due to the circulating power is 
lomcirculate = zpcirculate (t - 1) , (8) 
Also, as power goes directly to the output through DC-DC 
converter I ,  the loss is 
Hence, the overall efficiency is 
Alternatively, we can write 
(9) 
which can be used to estimate the constituent converter effi- 
ciency from the measured overall efficiency. 
B. Control Circuit Realization for PFC 
The simplified control circuit shown in Fig. 4 is used for 
the PFC control. The input current error amplifier forces the 
input current to follow the reference derived from V,. The 
reference voltage for regulating the output voltage U is made 
proportional to the input voltage amplitude. This makes U 
decrease with E and reduces the ratio U / E  at low AC voltage 
input which helps to reduce circulation power derived in 
(7). The theoretical basis of the control possibility bas been 
discussed in [2],[6]. 
111. EXPERIMENTAL RESULTS 
A PFC converter using the proposed topology has been built 
for verification. The output voltage was made to vary with the 
input mains amplitude as described in the previous section. 
Some test results are shown in Table 1. 
From the results of Test 1 and using ( I  l), we can estimate 
the constituent converter efficiency q. i.e., = 96.6 %. We 
can check consistency with the results of Test 2. Assuming 
q = 96.6 % for Test 2, we get the overall efficiency as 86.5 %, 
which agrees with the measured one. 
Figure 5 shows the operating waveforms of VI, ( ( t ) ,  V ,  and 
I;. We can see that ((t) is in anti-phase to V,  and its magnitude 
reduces when V; is positive in order to reduce the circulation 
power. 
Figures 6 and 7 show the operating waveforms at 400 Hz 
mains frequency and no significant distortion has been found. 
23-Nou-03 
13:32:08 
Fig. 6. 
input voltage 230 V (ms)  and line frequency 400 Hz. 
Waveforms of VI (Chl), E ( t )  (ChZ), Vi (ChA) and li (Ch4). for 
TABLE I 
TEST RESULTS 
Test Input Output Output Measured 
Voltage U Power Po Efficiency 3kS) lloverall 
I 90 v 1744V IOOW 9 ? X %  .. . .  ... ... .. 
2 9 0 V  382.6 V IO0 W 87.3 % 
3 2 3 0 V  380.2 V 100 W 94.5 % 
Figure 8 is the blow-up waveforms of Vj and I;, and no 
crossover distortion has been observed even when a noticeable 
phase lead of the input current due to the input filter is present 
at 230 V, 400 Hz input. 
Figures 9 and I O  show the operating duty cycle at different 
values (0 V and 300 V) of Vi. The calculated (using (3)) and 
the measured duty cycles are in perfect agreement. At V,  = 0 
the calculated and measured duty cycle are 0.5 and 0.499 while 
at Vi = 300 V the calculated and measured duty cycle are 
0. I05 and 0. I 19, respectively. 
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I"' 20.0 v 
+ , I , ,  
dutycl) M 49.91 x 
Fig. 7. 
input voltage 90 V (rms) and line frequency 50 Hz. 
Waveforms of VI (Chl). c ( t )  (Ch2), V, (ChA) and I, (Ch4). for Fig. 9. Waveforms of V; (ChA) and D(t) (Ch3) at zero crossing paint. 
23-Now-03 
14:28:51 
20.0 U 
d u t y r 3 )  M 11.93 Z 
Fig. 8. Waveforms of V, (ChA) and 1; (Ch4). far input voltage 230 V ( m s )  Fig. IO. Waveforms of Vi (ChA) and D ( t )  (Ch3) at input voltage 3W V 
and line frequency 400 Hz. oms). 
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